

1. Description

The KIA30N06B is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications. The KIA30N06B meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.



2. Features

- $R_{DS(on)} = 25\text{m}\Omega$ @ $V_{DS} = 60\text{V}$
- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent Cdv/dt effect decline
- 100% EAS Guaranteed
- Green Device Available

3. Applications

- High Frequency Point-of-Load Synchronous Buck Converter
- Networking DC-DC Power System
- Load Switch

4. Symbol



Pin	Function
1	Gate
2	Drain
3	Source
4	Drain

5. Absolute maximum ratings

Parameter	Symbol	Rating	Units
Drain-source voltage	V _{DS}	60	V
Gate-source voltage	V _{GS}	+20	V
Continuous drain current, V _{GS} @10V ¹	I _D	25	A
T _C =100°C		18	A
Pulsed drain current ²	I _{DM}	50	A
Single pulse avalanche energy ³	E _{AS}	34.5	mJ
Avalanche current	I _{AS}	22.6	A
Total power dissipation ⁴	P _D	34.7	W
Operation junction temperature range	T _J	-55 to150	°C
Storage temperature range	T _{STG}	-55 to150	°C

6. Thermal characteristics

Parameter	Symbol	Typ	Max	Unit
Thermal resistance,Junction-ambient ¹	R _{θJA}	--	62	°C/W
Thermal resistance,Junction-case ¹	R _{θJC}	--	3.6	

7. Electrical characteristics

($T_J=25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	60	-	-	V
BV_{DSS} temperature coefficient	$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Reference to 25°C , $I_D=1\text{mA}$		0.063		$\text{V}/^\circ\text{C}$
Static drain-source on-resistance ²	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_D=15\text{A}$		25	30	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_D=10\text{A}$		30	38	
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_D=250\mu\text{A}$	1.2		2.5	V
$V_{\text{GS}(\text{th})}$ temperature coefficient	$\Delta V_{\text{GS}(\text{th})}$			-5.24		$\text{mV}/^\circ\text{C}$
Drain-source leakage current	I_{DSS}	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=0\text{V}$ $T_J=25^\circ\text{C}$			1	μA
		$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=0\text{V}$ $T_J=55^\circ\text{C}$			5	μA
Gate- source leakage current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$			± 100	nA
Forward transconductance	g_{fs}	$V_{\text{DS}}=5\text{V}, I_D=15\text{A}$		17		S
Gate resistance	R_g	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		3.2		Ω
Total gate charge(4.5V)	Q_g	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=4.5\text{V}$ $I_D = 10\text{A}$	-	12.56		nC
Gate-source charge	Q_{gs}			3.24		
Gate-drain charge	Q_{gd}			6.31		
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=30\text{V}, I_D=10\text{A},$ $R_G=3.3\Omega, V_{\text{GS}}=10\text{V}$		8		ns
Rise time	t_r			14.2		
Turn-off delay time	$t_{\text{d}(\text{off})}$			24.4		
Fall time	t_f			4.6		
Input capacitance	C_{iss}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V},$ $f=1\text{MHz}$		1345		pF
Output capacitance	C_{oss}			72.5		
Reverse transfer capacitance	C_{rss}			54.4		
Single pulse avalanche energy ⁵	EAS	$V_{\text{DD}}=25\text{V}, L=0.1\text{mH},$ $I_{\text{AS}}=15\text{A}$	15.2			mJ
Continuous source current ^{1,6}	I_S	$V_G=V_D=0\text{V},$ Force current			25	A
Pulsed source current ^{2,6}	I_{SM}				50	A
Diode forward voltage ²	V_{SD}	$V_{\text{GS}}=0\text{V}, I_S=1\text{A}, T_J=25^\circ\text{C}$			1.2	V

Note:1.The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.

2.The data tested by pulsed, pulse width $\leq 300\mu\text{s}$,duty cycle $\leq 2\%$

3.The EAS data shows Max.rating.The test condition is $V_{\text{DD}}=25\text{V}, V_{\text{GS}}=10\text{V}, L=0.1\text{mH}, I_{\text{AS}}=15\text{A}$

4.The power dissipation is limited by 150°C junction temperature

5.The Min. value is 100% EAS tested guarantee.

6.The data is theoretically the same as I_D and I_{DM} ,in real applications, should be limited by total power dissipation.

8. Test circuits and waveforms




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform