



## 1. Features

- $R_{DS(on)}=1.8\text{m}\Omega$  @  $V_{GS}=10\text{V}$
- Advanced Trench Technology
- Low Gate Charge
- High Current Capability
- RoHS and Halogen-Free Compliant

## 2. Description

- Power Management in Desktop Computer
- DC/DC Converters

## 3. Symbol



Pin	Function
4	Gate
5,6,7,8	Drain
1,2,3	Source

## 4. Ordering Information

Part Number	Package	Brand
KCY3303S	DFN5*6	KIA

## 5. Absolute maximum ratings

Parameter	Symbol	Rating	Units
Drain-source voltage	$V_{DS}$	30	V
Gate-source voltage	$V_{GS}$	$\pm 20$	V
Continuous drain current $V_{GS} @ 10V^{1,6}$	$I_D$	95	A
		76	
Pulsed drain current <sup>2</sup>	$I_{DM}$	280	A
Single pulse avalanche energy <sup>3</sup>	EAS	151	mJ
Avalanche current	$I_{AS}$	55	A
Total power dissipation <sup>4</sup>	$P_D$	48	W
Junction and storage temperature range	$T_J, T_{STG}$	-55 to 150	°C

## 6. Thermal Data

Parameter	Symbol	Ratings	Units
Thermal resistance, junction-ambient <sup>1</sup>	$R_{\theta JA}$	50	°C/W
Thermal resistance, Junction-case <sup>1</sup>	$R_{\theta JC}$	2.6	

## 7. Electrical characteristics

( $T_J=25^\circ\text{C}$ ,unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-Source breakdown voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	30	-	-	V
Drain-Source Leakage Current	$I_{\text{DSS}}$	$V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}, T_J=25^\circ\text{C}$	-	-	1	$\mu\text{A}$
		$V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}, T_J=55^\circ\text{C}$	-	-	5	
Gate-source leakage current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.2	1.6	2.5	V
Static drain-source on- resistance <sup>2</sup>	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=20\text{A}$	-	1.8	2.4	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=20\text{A}$	-	2.5	3.8	
Forward transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=20\text{A}$	-	90	-	S
Gate Resistance	$R_g$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=0\text{V} F=1\text{MHZ}$	-	1.6	-	$\Omega$
Total gate charge(4.5V)	$Q_g$	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=10\text{V}$ $I_{\text{D}}=20\text{A}$	-	20	-	$\text{nC}$
Gate-source charge	$Q_{\text{gs}}$		-	12	-	
Gate-drain charge	$Q_{\text{gd}}$		-	14.5	-	
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=15\text{V},$ $R_G=3.3\Omega, V_{\text{GS}}=10\text{V}$ $I_{\text{D}}=-20\text{A}$	-	11	-	$\text{ns}$
Rise time	$t_r$		-	6	-	
Turn-off delay time	$t_{\text{d}(\text{off})}$		-	38	-	
Fall time	$t_f$		-	11	-	
Input capacitance	$C_{\text{iss}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=15\text{V}$ $F=1.0\text{MHZ}$	-	3030	-	$\text{pF}$
Output capacitance	$C_{\text{oss}}$		-	1580	-	
Reverse transfer capacitance	$C_{\text{rss}}$		-	205	-	
Diode characteristics						
Continuous source current <sup>1,6</sup>	$I_s$	$V_G=V_D=0\text{V}$ ,Force current	-	-	95	A
Diode forward voltage <sup>2</sup>	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_s=1\text{A}, T_J=25^\circ\text{C}$	-	-	1.4	V

### Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{\text{DD}}=25\text{V}, V_{\text{GS}}=10\text{V}, L=0.1\text{mH}, I_{\text{AS}}=55\text{A}$
- 4.The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 5.The data is theoretically the same as  $I_{\text{D}}$  and  $I_{\text{DM}}$  , in real applications , should be limited by total power dissipation.
- 6.Package limitation current is 85A.

## 8. Test circuits and waveforms




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized V<sub>G</sub><sub>S(th)</sub> vs T<sub>J</sub>




Fig.6 Normalized R<sub>DS(on)</sub> vs T<sub>J</sub>




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform