



1. Features

- SGT MOSFET technology
- Proprietary New Trench Technology
- $R_{DS(ON)}=2.0\text{m}\Omega(\text{typ.})@V_{GS}=10\text{V}$, DFN5*6
- $R_{DS(ON)}=3.1\text{m}\Omega(\text{typ.})@V_{GS}=10\text{V}$, TO-252
- Fast Switching and High efficiency
- Low on-resistance

2. Applications

- Synchronous Rectification for AC/DC Quick Charger
- Battery management
- Telecom and Server Power Supply

3. Pin configuration



Pin		Function
DFN5*6	TO-252	
4	1	Gate
5,6,7,8	2	Drain
1,2,3	3	Source

4. Ordering Information

Part Number	Package	Brand
KCY2408A	DFN5*6	KIA
KCD2408A	TO-252	KIA

5. Absolute maximum ratings

(T _c =25 °C, unless otherwise specified)				
Parameter	Symbol	Ratings	Unit	
Drain-to-Source Voltage ¹⁾	V _{DSS}	80	V	
Gate-to-Source Voltage	V _{GSS}	±20	V	
Continuous Drain Current	T _c =25 °C	I _D	190	A
	T _c =100 °C	I _D	143	A
Pulsed Drain Current at V _{GS} =10V ²⁾	I _{DM}	750	A	
Single Pulse Avalanche Energy L=1mH	EAS	880	mJ	
Power Dissipation T _c =25 °C	P _D	227	W	
Derating Factor above T _A =25°C	P _D	1.82	W/°C	
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	T _L T _{PAK}	300 260	°C	
Operating and Storage Temperature Range	T _J &T _{STG}	-55 to 150	°C	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

6. Thermal characteristics

Parameter	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	R _{θJC}	0.55	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	50	°C/W

7. Electrical characteristics

($T_J=25^\circ\text{C}$,unless otherwise specified)

Parameter	Symbol	Test Conditions		Min.	Typ.	Max.	Unit
Drain-to-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}$	$\text{I}_D=250\mu\text{A}$	80	-	-	V
Drain-to-Source Leakage Current	I_{DSS}	$\text{V}_{\text{DS}}=80\text{V}$	$\text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
		$\text{V}_{\text{DS}}=64\text{V}$	$\text{T}_J=125^\circ\text{C}$	-	-	100	μA
Gate-to-Source Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm 20\text{V}$	$\text{V}_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain-to-Source ON Resistance ³⁾	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=10\text{V}$	DFN5*6	-	2.0	2.5	$\text{m}\Omega$
		$\text{I}_D=40\text{A}$	TO-252	-	3.1	3.5	$\text{m}\Omega$
Gate Threshold Voltage	$\text{V}_{\text{GS(TH)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}$	$\text{I}_D=250\mu\text{A}$	2.0	-	4.0	V
Forward Transconductance ⁴⁾	g_{fs}	$\text{V}_{\text{DS}}=15\text{V}$	$\text{I}_D=25\text{A}$	-	18	-	S
Input Capacitance	C_{iss}	$\text{V}_{\text{GS}}=0\text{V}, \text{V}_{\text{DS}}=40\text{V}, f=1.0\text{MHz}$		-	6670	-	pF
Reverse Transfer Capacitance	C_{rss}			-	54	-	
Output Capacitance	C_{oss}			-	1020	-	
Total Gate Charge	Q_{g}	$\text{V}_{\text{DD}}=40\text{V}, \text{I}_D=50\text{A}, \text{V}_{\text{GS}}=10\text{V}$		-	105	-	nC
Gate-to-Source Charge	Q_{gs}			-	28	-	
Gate-to-Drain (Miller) Charge	Q_{gd}			-	29	-	
Turn-on Delay Time	$t_{\text{d(ON)}}$	$\text{V}_{\text{DD}}=40\text{V}, \text{I}_D=50\text{A}, \text{R}_G=3.0\Omega, \text{V}_{\text{GS}}=10\text{V}$		-	30	-	nS
Rise Time	t_{rise}			-	20	-	
Turn-Off Delay Time	$t_{\text{d(OFF)}}$			-	65	-	
Fall Time	t_{fall}			-	18	-	
Continuous Source Current ⁴⁾	I_{SD}	Integral PN-diode in MOSFET		-	-	190	A
Pulsed Source Current ⁴⁾	I_{SM}			-	-	750	A
Forward Voltage	V_{SD}	$\text{I}_S=80\text{A}, \text{V}_{\text{GS}}=0\text{V}$		-	-	1.2	V
Reverse recovery time	t_{rr}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_F=50\text{A}, \text{dI/F/dt}=100\text{A}/\mu\text{s}$		-	82	-	ns
Reverse recovery charge	Q_{rr}			-	71	-	μC

Note:

- 1) $T_J=+25^\circ\text{C}$ to $+150^\circ\text{C}$
- 2) Repetitive rating; pulse width limited by maximum junction temperature.
- 3) Pulse width $\leq 380\mu\text{s}$; duty cycle $\leq 2\%$.
- 4) Silicon limited current only.

8. Test circuits and waveforms




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area

9. Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms