


1. Features

- SGT MOSFET technology
- Proprietary New Planar Technology
- $R_{DS(ON)}=15\text{m}\Omega(\text{typ.}) @ V_{GS}=10\text{V}$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

2. Applications

- Synchronous Rectification
- UPS Inverter

3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source

4. Ordering Information

Part Number	Package	Brand
KCD9310A	TO-252	KIA

5. Absolute maximum ratings

(T _c = 25 °C , unless otherwise specified)			
Parameter	Symbol	Ratings	Unit
Drain-to-Source Voltage ¹⁾	V _{DSS}	100	V
Gate-to-Source Voltage	V _{GSS}	±20	V
Continuous Drain Current	I _D	42	A
Pulsed Drain Current at V _{GS} =10V	I _{DM}	168	A
Single Pulse Avalanche Energy ³⁾	EAS	100	mJ
Power Dissipation	P _D	61	W
Derating Factor above 25°C	P _D	0.49	W/°C
Soldering Temperature Distance of 1.6mm from case for 10 seconds	T _L	300	°C
Operating and Storage Temperature Range	T _J &T _{STG}	-55 to 150	°C

Caution: Stresses greater than those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device.

6. Thermal characteristics

Parameter	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	R _{θJC}	2.05	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	75	°C/W

7. Electrical characteristics

($T_J=25^\circ\text{C}$,unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-to-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100	-	-	V
Drain-to-Source Leakage Current	I_{DSS}	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
		$V_{\text{DS}}=80\text{V}, T_J=125^\circ\text{C}$	-	-	100	μA
Gate-to-Source Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain-to-Source ON Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=14\text{A}$	-	15	20	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=14\text{A}$	-	21	30	$\text{m}\Omega$
Gate Threshold Voltage	$V_{\text{GS(TH)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.1	2	2.5	V
Forward Transconductance ⁴⁾	g_{fs}	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=15\text{A}$	-	29	-	S
Input Capacitance	C_{iss}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1.0\text{MHz}$	-	935	-	pF
Reverse Transfer Capacitance	C_{rss}		-	6	-	
Output Capacitance	C_{oss}		-	155	-	
Total Gate Charge	Q_g	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=14\text{A}, V_{\text{GS}}=0\sim 10\text{V}$	-	20	-	nC
Gate-to-Source Charge	Q_{gs}		-	5	-	
Gate-to-Drain (Miller) Charge	Q_{gd}		-	5	-	
Turn-on Delay Time	$t_{\text{d(ON)}}$	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=14\text{A}, R_{\text{G}}=2.2\Omega, V_{\text{GS}}=10\text{V}$	-	5	-	nS
Rise Time	t_{rise}		-	20	-	
Turn-Off Delay Time	$t_{\text{d(OFF)}}$		-	26	-	
Fall Time	t_{fall}		-	8	-	
Continuous Source Current ²⁾	I_{SD}	Integral PN-diode in MOSFET	-	-	42	A
Pulsed Source Current ²⁾	I_{SM}		-	-	168	A
Forward Voltage	V_{SD}	$I_{\text{S}}=14\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
Reverse recovery time	t_{rr}	$I_F=14\text{A}, \text{di}F/\text{dt}=100\text{A}/\mu\text{s}$	-	35	-	ns
Reverse recovery charge	Q_{rr}		-	40	-	μC

Note:

- 1) $T_J=+25^\circ\text{C}$ to $+150^\circ\text{C}$
- 2) Pulse width $\leq 380\mu\text{s}$; duty cycle $\leq 2\%$.
- 3) EAS:L=1.0mH

8. Test circuits and waveforms




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area

9. Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms