

## 1. Description



KNX6180B is an N-channel enhancement mode power MOS field effect transistor which is produced using KIA proprietary F-Cell™ high-voltage planar VDMOS technology. The improved process and cell structure have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are widely used in AC-DC power supplies, DC-DC converters and H-bridge PWM motor drivers.

## 2. Features

- 10A,800V, $R_{DS(ON)(typ.)}=0.87\Omega @ V_{GS}=10V$
- Low Gate Charge
- Low Crss
- Fast switching
- Improved dv/dt capability

## 3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source

## 4. Ordering Information

Part Number	Package	Brand
KNF6180B	TO-220F	KIA

## 5. Absolute maximum ratings

$T_C=25^\circ\text{C}$  unless otherwise specified

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	$V_{DSS}$	800	V
Gate-Source Voltage	$V_{GSS}$	$\pm 30$	V
Continuous Drain Current	$I_D$	$T_C=25^\circ\text{C}$	10
		$T_C=100^\circ\text{C}$	6.32
Pulsed Drain Current at $V_{GS}=10\text{V}$	$I_{DM}$	40	A
Power Dissipation ( $T_C=25^\circ\text{C}$ )	$P_D$	62	W
Derating Factor above $25^\circ\text{C}$		0.5	W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy <sup>1)</sup>	EAS	938	mJ
Reverse Diode $dv/dt$ <sup>2)</sup>	$dv/dt$	4.5	V/ns
MOSFET $dv/dt$ Ruggedness <sup>3)</sup>	$dv/dt$	50	V/ns
Operation Junction Temperature Range	$T_J$	-55 to 150	$^\circ\text{C}$
Storage Temperature Range	$T_{STG}$	-55 to 150	$^\circ\text{C}$

## 6. Thermal characteristics

Parameter	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.02	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

## 7. Electrical characteristics

(T<sub>c</sub>=25°C, unless otherwise notes)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Drain-to-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	800	-	-	V
Drain-to-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =800V, V <sub>GS</sub> =0V	-	-	1	uA
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±30V, V <sub>DS</sub> =0V	-	-	±100	nA
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	2.0	-	4.0	V
Static Drain-to-Source On-Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =5.0A	-	0.87	1.05	mΩ
Gate Resistance	R <sub>g</sub>	F=1MHz	-	16	-	Ω
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V F=1.0MHz	-	1625	-	pF
Output Capacitance	C <sub>oss</sub>		-	152	-	pF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	6.4	-	pF
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =400V, R <sub>G</sub> =25Ω, I <sub>D</sub> =10A <sup>4), 5)</sup>	-	28	-	nS
Rise Time	t <sub>r</sub>		-	42	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	90	-	nS
Fall Time	t <sub>f</sub>		-	75	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =640V, V <sub>GS</sub> =10V, I <sub>D</sub> =10A <sup>4), 5)</sup>	-	32	-	nC
Gate-to-Source Charge	Q <sub>gs</sub>		-	8.5	-	nC
Gate-to-Drain (Miller) Charge	Q <sub>gd</sub>		-	12	-	nC
Continuous Source Current	I <sub>S</sub>	Integral Reverse P-N Junction Diode in the MOSFET	-	-	10	A
Pulsed Source Current	I <sub>SM</sub>		-	-	40	A
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =10A, V <sub>GS</sub> =0V	-	-	1.4	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>S</sub> =10A, V <sub>GS</sub> =0V, dI <sub>F</sub> /dt=100A/us <sup>4)</sup>	-	611	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>		-	5.6	-	nC

Notes:

- L=30mH, I<sub>AS</sub>=7.5A, V<sub>DD</sub>=100V, R<sub>G</sub>=25Ω, starting T<sub>J</sub>=25°C;
- V<sub>DS</sub>=0~400V, I<sub>SD</sub>≤10A, T<sub>J</sub>=25°C;
- V<sub>DS</sub>=0~480V
- Pulse Test: Pulse width≤300us, Duty cycle≤2%;
- Essentially independent of operating temperature.

**8. Typical Characteristics**

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9-1. Max. Safe Operating Area(SVF10N80F)




Figure 9-2. Max. Safe Operating Area (SVF10N80K)






Figure 10. Maximum Drain Current vs. Case Temperature




**9. Test Circuits and Waveforms**

Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform

