



1. Features

- Advanced Planar Process
- $R_{DS(ON)}=280\text{m}\Omega(\text{typ.}) @ V_{GS}=10\text{V}$
- Low Gate Charge Minimize Switching Loss
- Rugged Poly silicon Gate Structure

2. Applications

- BLDC Motor Driver
- Electric Welder
- High Efficiency SMPS

3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source

4. Ordering Information

Part Number	Package	Brand
KNK7880A	TO-264	KIA

5. Absolute maximum ratings

(T_c= 25 °C , unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-to-Source Voltage	V _{DSS}	800	V
Gate-to-Source Voltage	V _{GSS}	±30	
Continuous Drain Current	I _D	27	A
Continuous Drain Current @ T _c =100 °C		17	A
Pulsed Drain Current at V _{GS} =10V ^{2),4)}	I _{DM}	108	A
Single Pulse Avalanche Energy	EAS	4200	mJ
Peak Diode Recovery dv/dt ³⁾	dv/dt	5	V/ns
Power Dissipation	P _D	650	W
Derating Factor above 25 °C		5.2	W/°C
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	T _L T _{PAK}	300 260	°C
Storage Temperature Range	T _J & T _{STG}	-55 to 150	°C

6. Thermal characteristics

Parameter	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	R _{θJC}	0.192	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	55	°C/W

7. Electrical characteristics

($T_J=25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-to-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	800	-	-	V
Drain-to-Source Leakage Current	I_{DSS}	$V_{\text{DS}}=800\text{V}, V_{\text{GS}}=0\text{V}$	-	-	5	μA
		$V_{\text{DS}}=640\text{V}, V_{\text{GS}}=0\text{V}, T_J=125^\circ\text{C}$	-	-	125	
Gate-to-Source Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 30\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain-to-Source ON Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=13.5\text{A}$	-	280	350	$\text{m}\Omega$
Gate Threshold Voltage	$V_{\text{GS(TH)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.5	-	4.5	V
Forward Transconductance	g_{FS}	$V_{\text{DS}}=25\text{V}, I_{\text{D}}=12\text{A}$	-	18	-	S
Input Capacitance	C_{iss}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=25\text{V}, f=1.0\text{MHz}$	-	7280	-	pF
Reverse Transfer Capacitance	C_{rss}		-	35	-	
Output Capacitance	C_{oss}		-	660	-	
Total Gate Charge	Q_g	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=13\text{A}, V_{\text{GS}}=0\text{~to~}10\text{V}$	-	185	-	nC
Gate-to-Source Charge	Q_{gs}		-	42	-	
Gate-to-Drain (Miller) Charge	Q_{gd}		-	62	-	
Turn-on Delay Time	$t_{\text{d(ON)}}$	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=13\text{A}, R_{\text{G}}=10\Omega, V_{\text{GS}}=10\text{V}$	-	56	-	nS
Rise Time	t_{rise}		-	105	-	
Turn-Off Delay Time	$t_{\text{d(OFF)}}$		-	82	-	
Fall Time	t_{fall}		-	96	-	
Continuous Source Current ²⁾	I_{SD}	Integral PN-diode in MOSFET	-	-	27	A
Pulsed Source Current ²⁾	I_{SM}		-	-	108	A
Forward Voltage	V_{SD}	$I_{\text{S}}=27\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.5	V
Reverse recovery time	t_{rr}	$V_{\text{GS}}=0\text{V}, I_{\text{F}}=27\text{A}, \text{d}I/\text{d}t=-100\text{A}/\mu\text{s}$	-	900	-	ns
Reverse recovery charge	Q_{rr}		-	2.0	-	μC

Note:

- 1) $T_J=+25$ to $+150$
- 2) Silicon limited current only.
- 3) Package limited current.
- 4) Repetitive rating; pulse width limited by maximum junction temperature.
- 5) Pulse width $\leq 380\mu\text{s}$; duty cycle $\leq 2\%$.

8. Typical Characteristics

Figure 1. Maximum Transient Thermal Impedance




Figure 2 . Max. Power Dissipation vs Case Temperature




Figure 3 .Maximum Continuous Drain Current vs Tc




Figure 4. Output Characteristics





Figure 5. Rdson vs Gate Voltage






Figure 7. Transfer Characteristics




Figure 9. Drain to Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching Capability











Figure 10. $R_{ds(on)}$ vs Junction Temperature





9. Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms